Designed a 16-bit array multiplier using carry save adders and drawing layout in Cadence. Improved performance of multiplier by pipelining multiplier using flip flops and latches.
Abstract— Multipliers are crucial components in processors and arithmetic logic units. The performance of microsystems, microcontrollers, and DSP processors is often evaluated based on the number of ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback