One interesting topic of discussion is whether to use synchronous or asynchronous reset in design. In synchronous reset design, we use reset signal in the D path of flop. Hence, the assertion of reset ...

With the increasing complexity of SoC, multiple and independent clocks are essential in the design. Here, Clock Domain Crossings (CDC) are a potential source of design errors. In most of these cases ...