How OLogic Builds Next-Gen Robots with Cadence AI & Simulation Technology
0:37
How OLogic Builds Next-Gen Robots with Cadence AI & Simulation Technology
618 views2 months ago
YouTubeCadence Design Systems
Agentic AI: From Commands to Intent | Cadence
0:54
Agentic AI: From Commands to Intent | Cadence
1.1K views3 months ago
YouTubeCadence Design Systems
AI Runs on Infrastructure. Cadence Powers It. ⚡🤖
1:03
AI Runs on Infrastructure. Cadence Powers It. ⚡🤖
662 views3 months ago
YouTubeCadence Design Systems
S‑Parameters Demystified for Cadence Simulations #cadence #chipdesign #eda
1:28
S‑Parameters Demystified for Cadence Simulations #cadence #chipdesign #eda
348 views4 months ago
YouTubeCadence Design Systems
Key Architecture Considerations in HLS #cadence #eda
2:00
Key Architecture Considerations in HLS #cadence #eda
1 views1 month ago
YouTubeCadence Design Systems
What Is wreal, and Why Does Verilog-AMS Need It? #eda #cadence #chipdesign
1:00
What Is wreal, and Why Does Verilog-AMS Need It? #eda #cadence #chipdesign
4 views1 month ago
YouTubeCadence Design Systems
Temperature Inversion: Why Delay Decreases at High Temperature in Modern VLSI #eda
1:44
Temperature Inversion: Why Delay Decreases at High Temperature in Modern VLSI #eda
676 views1 month ago
YouTubeCadence Design Systems
1:09
Backannotation in Allegro X | PCB Layout Changes to Schematic
787 views2 months ago
YouTubeCadence Design Systems
2:32
Your Circuit Has a Hidden TrapLatch Up
2 views1 month ago
YouTubeCadence Design Systems
1:22
DRC Explained: No Clean DRC, No Silicon #vlsi #eda
381 views4 months ago
YouTubeCadence Design Systems
0:53
Decoupling Capacitor – Why It Matters #eda #cadence #chipdesign
1.1K views3 months ago
YouTubeCadence Design Systems
2:40
What is UVM Drain Time? #uvm
263 views2 months ago
YouTubeCadence Design Systems
1:48
Toggle Count Format (TCF) Explained: Counting Toggles to Estimate Power
2 views2 months ago
YouTubeCadence Design Systems
0:58
Edge AI Is Everywhere—And It Starts With Smarter Chips
536 views2 months ago
YouTubeCadence Design Systems
1:06
Catch Chip Failures Before Silicon — Meet PERC #eda #cadence #chipdesign
674 views3 months ago
YouTubeCadence Design Systems
2:12
Minimum Clock Period Calculation in STA- With OCV and CPPR #cadence #chipdesign #eda
656 views3 months ago
YouTubeCadence Design Systems
1:20
What is WSP? (Width Spacing Pattern) #eda #cadence #chipdesign
2 views2 months ago
YouTubeCadence Design Systems
1:23
The Invisible Attacks Lurking in Modern SoCs #hardwaresecurity #SoCSecurity
217 views2 months ago
YouTubeCadence Design Systems
1:25
Spectre X The Scale Out Evolution of Spectre #eda #cadence #chipdesign
199 views1 month ago
YouTubeCadence Design Systems
1:19
Spectre APS Golden SPICE at Massive Speed #aps #virtuoso
208 views2 months ago
YouTubeCadence Design Systems
See more
Static thumbnail place holder